

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/686,121	10/14/2003	Brian L. Baskin		7614
7590 04/01/2005			EXAM	INER
Brian L. Baskin			RO, BENTSU	
1604 Villarita Dr. Campbell, CA 95008			ART UNIT	PAPER NUMBER
•			2837	
			DATE MAILED: 04/01/2005	5

Please find below and/or attached an Office communication concerning this application or proceeding.

		M				
	Application No.	Applicant(s)				
	10/686,121	BASKIN, BRIAN L.				
Office Action Summary	Examiner	Art Unit				
	Bentsu Ro	2837				
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	vith the correspondence address				
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO  - Extensions of time may be available under the provisions of 37 CFI after SIX (6) MONTHS from the mailing date of this communication  - If the period for reply specified above is less than thirty (30) days, a  - If NO period for reply is specified above, the maximum statutory pe  - Failure to reply within the set or extended period for reply will, by st Any reply received by the Office later than three months after the m earned patent term adjustment. See 37 CFR 1.704(b).	NN. R 1.136(a). In no event, however, may a . I reply within the statutory minimum of thi riod will apply and will expire SIX (6) MO atute, cause the application to become A	reply be timely filed irty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 0	Responsive to communication(s) filed on <u>01 March 2005</u> .					
2a)⊠ This action is <b>FINAL</b> . 2b)□ 1						
3) Since this application is in condition for allo	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice und	er <i>Ex parte Quayl</i> e, 1935 C.I	D. 11, 453 O.G. 213.				
Disposition of Claims						
4) Claim(s) 1-10 is/are pending in the applicat	Claim(s) 1-10 is/are pending in the application.					
4a) Of the above claim(s) is/are with	drawn from consideration.					
5)⊠ Claim(s) <u>1-7</u> is/are allowed.	_					
6)⊠ Claim(s) 8 is/are rejected.	• • —					
7) Claim(s) 9 and 10 is/are objected to.						
8) Claim(s) are subject to restriction ar	nd/or election requirement.					
Application Papers						
9)☐ The specification is objected to by the Exan	niner.					
10)☐ The drawing(s) filed on is/are: a)☐	accepted or b) objected to	by the Examiner.				
Applicant may not request that any objection to						
Replacement drawing sheet(s) including the cor		• •				
11)☐ The oath or declaration is objected to by the		• • • • • • • • • • • • • • • • • • • •				
Priority under 35 U.S.C. § 119						
12)☐ Acknowledgment is made of a claim for fore	eign priority under 35 U.S.C.	§ 119(a)-(d) or (f).				
a) ☐ All b) ☐ Some * c) ☐ None of:	, , , , , , , , , , , , , , , , , , ,	3 (4) (4) (.)				
1. Certified copies of the priority docum	ents have been received					
2. Certified copies of the priority docum		Application No.				
3. Copies of the certified copies of the		<del></del>				
application from the International Bu						
* See the attached detailed Office action for a		t received.				
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview	Summary (PTO-413)				
2) 🔲 Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No	(s)/Mail Date				
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB		Informal Patent Application (PTO-152)				
Paper No(s)/Mail Date	6)	·				

Application/Control Number: 10/686,121

Art Unit: 2837

## **FINAL REJECTION**

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

2. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Narita US Patent No. 6,614,208.

Claim 8 reads onto Narita's patent as follows:

A method of controlling a motor, said method comprising:	Narita Fig. 1 shows an apparatus and a method of a DC-to-DC converter for controlling a load 24 by using a half-bridge inverter (FETs Q1, Q2); the load 24 can be any load requiring a dc voltage, such as a motor; column 1, lines 12-13 states "DC-to-DC converters are used to obtain a specified DC voltage in a power circuit", a motor control circuit, of course, is a power circuit;
outputting an input dependent alternating signal, said alternating signal having a duty cycle that is a function of an input signal;	the voltage VSy is an input signal; the VSy voltage signal is inputted into an error amplifier 14; the error amplifier 14 compares the VSy signal with a reference signal Vref and generates an error output signal; the error output signal of the error amplifier is inputted to a pulse width modulation (PWM) circuit 16; the PWM circuit 16 outputs an alternating signal having a duty cycle, this alternating signal is a function of input signal VSy;
modulating said alternating signal with a second signal to output a modulated alternating signal,	Fig. 1 shows a differentiator 18, the output signal of the differentiator 18 is a second signal which is a time differentiating signal

Application/Control Number: 10/686,121

Art Unit: 2837

whereby said second signal is a time	dVsx/dt; the time differentiating signal (the second signal) modulates the alternating signal in a "dead time adjusting circuit" 20; the output of the dead time adjusting circuit 20 is a modulated alternating signal; see the examiner's further explanations at the end of this comparison chart; the VSx signal at the source or drain of Q1
derivative function of a positive voltage supply signal;	transistor (depends on the channel type of FET) is a positive voltage supply signal; this positive voltage supply signal VSx is time differentiated to generate a dVsx/dt, thus, the signal dVsx/dt is a time derivative function of the voltage signal VSx;
transferring current to an output	the half bridge (Q1, Q2) transfers current to the load ZL;
whereby said current is transferred from the voltage supply signal	the current to the load comes from the voltage VSx; the voltage VSx is a positive voltage supply signal as explained previously;
and whereby the transfer of current to the output is a function of the modulated alternating signal. (currently amended)	the current and the voltage VSx is a function of modulated alternating signal because the transistors Q1 and Q2 are controlled by the dead time adjusting circuit.

The word "modulation" is defined as "Modulation causes a spectral shift in a signal...." by Lathi, see Lathi's "Signal Processing and Linear Systems", page 277, section 4.7, the first line after the subtitle "Application to Communications: Amplitude Modulation".

Narita Fig. 2 shows the structure of dead time adjustment circuit 20. The dead time adjustment circuit 20 includes a series of delay circuits 50, 52, these are RC delay

circuits to adjust and delay the output signal of the PWM circuit 16 to produce time delay signal of the PWM signal.

The time delay, according to Fourier transform, is a shift in frequency domain by an angle exp(-jwt), see Lathi's book, page 257, equation (4.37a).

Page 4

The exp(-jwt), according to Euler's equation is

exp(-jwt) = cos(wt) - j sin(wt)

which is an phase shift by the amount (-wt). Thus, the time delay causes a spectral phase shift in the frequency domain. The time delay of PWM signal causes spectral phase shift of the PWM signal. Thus, the dead time adjusting circuit 20 is a spectral phase shift modulation circuit.

- 3. Claims 9 and 10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
  - 4. Claims 1-7 are allowable.
- 5. Applicant's arguments with respect to claim 8 have been considered but are most in view of the new ground(s) of rejection.
- 6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

Application/Control Number: 10/686,121 Page 5

Art Unit: 2837

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

7. Any inquiry concerning this communication should be directed to Bentsu Ro at telephone number 571 272-2072.

3/30/2005

Bentsu Ro Senior Examiner Art Unit 2837